FIG.1

PRIOR ART

OVER THE AIR
BROADCAST SPECTRUM

FIG.2

FIG.3
PRIOR ART

FIG.4

PRIOR ART

AMPLITUDE

455
KHz
f_{IF}

408

560
KHz
f_{RF}

404

1015
KHz
f_{LO}

406

1470
KHz
f_I

402

455
KHz

410

455
KHz

412

0

FIG.5
DUAL CONVERSION RECEIVER

RF INPUT 510

504 — PRESELECTOR FILTER / LPF 506

FIRST MIXER 506 / IF AMP 514

FIRST LO

BPF

FIRST INTERMEDIATE FREQUENCY (IF1)

IF1

IF AMP 516 / SECOND MIXER 508

IF AMP 518

SECOND LO

IF2 < RFINPUT < IF1

BPF 512

SECOND INTERMEDIATE FREQUENCY (IF2)

IF OUT

IF2

FIG.6

Signal-p

Signal-n

Composite

I_{CM}

I_{CM}

I_{CM}

FIG.7

710

718

OSCILLATOR
DRIVER
CIRCUIT

714

712

716

720

LINEAR
BUFFER

FIG.8

822

712

824

FIG.9

Cm

Lm

Rm

Co

FIG.10

IMPEDENCE (OHMS)

110
100
90
80
70
60
50
40
30
20

8   9   10   11   12
FREQUENCY (MHZ)

FIG.11

PHASE (DEGREES)

8
6
4
2
0
-2
-4
-6
-8

8   9   10   11   12
FREQUENCY (MHZ)

FIG.12

Vdd

1230

1226

1228

1236

1240

Vo_n

Vo_p

1238

1242

1232

1234

1248

1250

1244

1246

Vss

FIG.13

718

712

720

718

OSCILLATOR DRIVER

K

1352

1358

1354

1360

1356

1362

FIG.14

FIG.15

FIG.16

FIG.17

FIG.18

FIG.19

UP CONVERSION   DUAL DOWN CONVERSION

FIRST   FILTER   SECOND   FILTER   THIRD   FILTER
MIXER   BANK#1   MIXER   BANK#2   MIXER   BANK#3

THIRD IF

fc=44 MHz

36 OR 44 MHz

SECOND IF

FIRST IF

1200 MHz

925 MHz

275 MHz

231 MHz

925 MHz

1250-2060 MHz

FIRST LO

SECOND LO

THIRD LO

FIG.20

FIG.21

PPL Xtal REFERENCE=10MHz
LO-1, 10MHz FREQUENCY STEPS
LO-2, 100kHz FREQUENCY STEPS

44MHz IF

TABLE OF FREQUENCIES BASED ON
COARSE/FINE PLL SOLUTION:

Frf (MHz)	50	56	62	68	74	80	86	92	98	104	110	116	122	128	"	854	860
LO-1(MHz)	1250	1260	1260	1270	1270	1280	1290	1290	1300	1300	1310	1320	1320	1330	"	2050	2060
IF-1 (MHz)	1200	1204	1198	1202	1196	1200	1204	1198	1202	1196	1200	1204	1198	1202	"	1196	1200
LO-2(MHz)	924.8	928.0	923.2	926.4	921.6	924.8	928.0	923.2	926.4	921.6	924.8	928.0	923.2	926.4	"	921.6	924.8
IF-2(MHz)	275.2	276.0	274.8	275.6	274.4	275.2	276.0	274.8	275.6	274.4	275.2	276.0	274.8	275.6	"	274.4	275.2
LO-3(MHz)	231.2	232	230.8	232	230	231	232	231	232	230	231	232	231	232	"	230	231
IF-3(MHz)	44.0	44.0	44.0	44.0	44.0	44.0	44.0	44.0	44.0	44.0	44.0	44.0	44.0	44.0	"		44.0

2102

NOTE
• LO-2 REF=100kHz,
  SO DIVIDE RANGE=9216 TO 9280

FIG.22

PPL Xtal REFERENCE=10MHz
LO-1, 10MHz FREQUENCY STEPS
LO-2, 100kHz FREQUENCY STEPS

36MHz IF

TABLE OF FREQUENCIES BASED ON
COARSE/FINE PLL SOLUTION:

Frf (MHz)	50	58	66	74	82	90	98	106	114	122	130	138	146	154	"	852	860
LO-1(MHz)	1250	1260	1270	1270	1280	1290	1300	1310	1310	1320	1330	1340	1350	1350	"	2050	2060
IF-1 (MHz)	1200	1202	1204	1196	1198	1200	1202	1204	1196	1198	1200	1202	1204	1196	"	1198	1200
LO-2(MHz)	931.2	932.8	934.4	928.0	930	931	933	934	928.0	930	931	933	934	928.0	"	929.60	931.2
IF-2(MHz)	268.8	269.2	269.6	268.0	268.4	268.8	269.2	269.6	268.0	268.4	268.8	269.2	269.6	268.0	"	268.4	268.8
LO-3(MHz)	232.8	233.2	233.6	232	232	233	233	234	232	232	233	233	234	232.0	"	232.4	232.8
IF-3(MHz)	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	"	36.0	36.0

NOTE
·LO-2 REF=100kHz,
SO DIVIDE RANGE=9280 TO 9340

FIG.23

MAIN SIGNAL PATH ～2201

| SIGNAL SOURCE ～2203 | → | OPERATIVE CIRCUIT ～2204 | → | LOAD ～2205 |

REFERENCE → CONTROL CIRCUIT ～2206 →

DUMMY CIRCUIT ～2207

CONTROL SIGNAL PATH～2202

FIG.24a

FL 2304

○   ○   2306

2306 ○   ○

2310
2312

UP/DOWN   2324

2302

TUNING

RESET 2328

925
MHz
LO
2308

10
MHz
REF
2326

FIG.24b

ROUTE AN EXISTING LO FOR TUNING DUMMY FILTER

IS FILTER CENTERED ? — YES

NO

SWITCH IN MORE CAPACITANCE

2318

POWER UP — 2312

PLL LOCK — 2314

START TUNING PROCEDURE — 2316

TUNE DUMMY FILTER TO A FIXED FREQUENCY — 2320

APPLY COMPONENT SCALING VALUES TO CENTER THE ACTUAL FILTER RESPONSE

TUNING SWITCHES OFF TO ELIMINATE NOISE PATH

TUNING OFFSET DESIRED ?

YES

INTRODUCE TUNING OFFSET

END

NO

END

FIG.24c

FIG.25

FIG.26

FIG.27

FIG.28 a

2804

2800

2808

2806

2814

2810

2802

2812

Fig. 28

2827
2825
2831
2823
2825
2826
2822
2829
2827
2824
2820
2828
2816
2826
2828
2830
2852
2816
2818
2828
2830
2834
2832
2836
2833

D S
W
Sa₁

2840

2842

2838

FIG 28c

FIG 28P

Fig 28e

Induced Loop Current

2870

2872

2864

2868

2882

2866

2870

2874

2876

2870

FIG 28 f

FIG.29

FIG.30

4dB

3004

3006

fc

T=100°C

T=50°C

3002

INPUT

OUTPUT

3008

I +
−

Q +
−

I +
−

Q +
−

FIG.31

3002

VDD

C   L

INPUT I   −
           +

gm   −
      +

3102

I OUTPUT

3106   3108

C   L

R(T)

C   L'   R'(T)

FIG.32

$-R(T)=$
$1/Gm(T)$

3204

R(T)

3206

3002

CONTROL CIRCUIT 3208

3208 CONTROL CIRCUIT

3314

3306

3314

VDD

C

C

3306

Gm

gm

3102

3202

3206

3104

OUTPUT

Q

Q

INPUT

FIG.33

FIG.34

BASE BAND

3404 — CATV NETWORK 3406

3408 — RF FRONT END RF 3410

3402 — RECEIVER IF 3412

3416 — SIGNAL DEMODULATION/ PROCESSING RECEIVER OUTPUT

4302

3414

FIG.35

CONTROL — 3512

3502

3504

75Ω

3508

LNA

3506

3510

FIG.36

FIG.37

FOUR POINTS OF CONTACT, OUTPUT VARIABLE,
DEPENDENT UPPON POSITION OF THE SWITCH

OUTPUT 3604

INPUT 3614

3601

FIG.38

PGA SETTINGS

0-dB ATTENUATION

INPUT

OUTPUT

3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816

R_S

R_P

3602 3602 3602 3602 3602

FIG.39

FIG.40

PGA ARCHITECTURE

3402 3402 3402 3402

V_{OUT}

PARALLEL LADDER FOR FINE TAPS
.04dB/TAP

4001

V_{IN}

R_S R_S R_S R_S R_S R_S R_S

R_P R_P R_P R_P R_P R_P R_P R_P

FIG. 41

RESISTIVE DIVIDER

10 IN PARALLEL

EACH RESISTOR: 130 Ohm

10 IN SERIES

FIG. 42

NON-MONOTONICITY

FIG.43

CLAMPING CONTROL RANGE

FIG.44a.

CONTROLLED GAIN COMPARATOR

FIG.44b

FIG.45

L01 1,250MHz−2,060MHz   ~1902

L02 925MHz   ~1904

L03 231MHz   ~1930

| WIDE BAND FIRST LO PLL1   ~4504 | | NARROW BAND SECOND LO PLL2   ~4506 |

4508 — 10MHz REF

L02 — ÷4   ~4502

FIG. 46

FIG.47

START

4702

V_1 < CONTROL VOLTAGE < V_2 ?

YES

NO

4704

HAS THE CONTROL VOLTAGE REMAINED WITHIN LOCAL RANGE A SUFFICIENT TIME ?

NO

YES

4712

STOP DISABLE SHIFT REGISTER

4706

V_2 > CONTROL VOLTAGE > V_1 ?

NO

YES

4710 4708

ADD A CAPACITACE VALUE

REMOVE A CAPACITACE VALUE

FIG.48

EXTERNAL 36 OR 44MHz FILTER OPTION
E.G.SIEMENS X6964(fc=43.75MHz)

IF AGC (0-20dB)
36 OR 44MHz FILTER

4818
4816
44/36 MHz FILTER TUNING
4810
1926
1936
4806
1930
4810
IR REJECT
4810
275MHz LC FILTER
4802
1934
1922
/4
4814
275MHz FILTER TUNING
4804

4802
IR REJECT
4804
1904
4810
4810
1908
1200MHz LC FILTER
1912
1200MHz FILTER TUNING
4812
4810

PLL 2-NARROWBAND 925MHz

NTSC:
L_ow=2.5kHz
f_rcl=25kHz

QAM:
L_ow=10kHz
f_rcl=100kHz

4806
PLL 2
XTAL OSCILLATOR
4804
4808
PLL 1
10MHz
LPF

L_ow=1MHz
f_rcl=10MHz

PLL 1-WIDEBAND 1250-2060MHz

4822

1918
1916
4808
1906
4804

FIG.49

FIG.50

FIG.51

FIG.52

EXTERNAL 36 OR 44MHz FILTER OPTION
E.G.SIEMENS X6964(fc=43.75MHz)

IF AGC 0-20dB

36 OR 44MHz

44/36 MHz FILTER TUNING

5210

IMAGE REJECT COMPLEX MIXER

5208

5206

5212 275MHz FILTER

GYRATOR OR LC FILTER

/4

275MHz FILTER TUNING

5204 IR REJECT

5202

PLL 2-NARROWBAND 925MHz

NTSC:
L_ow=2.5kHz
f_rcl=25kHz

QAM:
L_ow=10kHz
f_rcl=100kHz

1200MHz LC FILTER

1200MHz FILTER TUNING

XTAL OSCILLATOR

PLL 2

LPF

PLL 1

10MHz

PLL 1-WIDEBAND 1250-2060MHz

L_ow=1MHz
f_rcl=10MHz

4822

FIG.53
CATV TUNER

FIG.54

FIG.55
SET-TOP BOX

SET-TOP BOX BLOCK DIAGRAM

5514 HEADEND

5508

3406

5504

UNIVERSAL SET-TOP TRANSCEIVER

5506 DECRYPTION

3416 SET-TOP BOX DECODER

3414

AUDIO

VIDEO

5510 MEMORY

5514
5516

5502

5512 CPU WITH GRAPHICS

I/O

FIG.56
TELEVISION

FIG.57

VCR BLOCK DIAGRAM

FIG.58

FIG 59

FIG 60

6002
Gnd

6004
vdd

6108   6108   6108   6108

VDD1
6110
GND1
6108
6102
6108
6112

VDD2
6108
GND2
6104

GND3
VDD3
6108
6108
6106
6108

6006

5902

Reference GND
Reference VDD

5900

FIG 61

6114

6202
Bond Pad for ESD_GND

5902

6204   6204

6200

VDD1
6110
GND1
6108
6102
Local ESD Clamp

VDD2
6108
GND2
6112

6104
6106

GND3
VDD3
6204

6108

6114

6006

ESD_GND

5900

FIG 62

RF input
6306

~~6302~~

| Resistor |

6304

~~6300~~

RF output
6308

FIG 63

5902

6404

5902

6402

5904

Bonded
Pads

5904

5900

FIG 64

5902

6404   6404

5902

6500

5904

Bond
Pad   5504

FIG 65

FIG_66

FIG 67

Bond Pad

Metal layers

5904

6806

6802

Layout Parasitic Caps

Substrate

5700

Diffusion layer

6804

6806

FIG. 68

Cgd⟶

M1

2

6902 — 5904

M5 — 5904

Cgd⟶

M1

6904

C1

M1

R

6906

C1

M1

R

6908

PRIOR
ART

Z1

M1

6910

FIG 69

FIG. 70

FIG. 71

FIG. 72

FIG. 73